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SECTION 1
INTRODUCTION
1.1
	 BACKGROUND
Detection of infrared radiation in the 8 to 12-micrometer spectral
band has found widespread application during the past two decades for a variety
of space, military and industrial applications. The atmospheric transmission
window at 8 to 12 micrometers combined with the occurrence at approximately 10
micrometers of the peak in the spectral power distribution for emission from a
300 K blackbody radiator, have made this band important for collection of ther-
mal information about the earth from a satellite.
For satellite-based applications, the operating temperature of the
detector is of critical importance. For multi-spectral sensors, the visible
channels may be operated at ambient temperature and the chanrals in the 1.5 to
2.5-micrometer spectral region may be operated at 193-250 K. However, detec-
tors for the 8 to 14-micrometer channel require cooling to 60-90 K. On the one
hand, as the operating temperature i^, increased, the detector sensitivity
decreases rapidly. 	 On the other hand, severe size, power and weight con-
straints for space operation dictate as high an operating temperature as possi-
ble. Thus, development of infrared detectors which are capable of operating at
elevated temperatures with adequate sensitivity has substantial payoff in terms
of sensor weight, cost, and lifetime.
1.2	 SUMMARY OF THE PREVIOUS PROGRAM
An earlier theoretical and analytical program was carried out to
define the most promising technical approach for development of 8 to 12-microm-
eter infrared quantum detectors operating at elevated temperatures. In achiev-
ing this objective, three tasks were undertaken:
L
1
F
• Determine the theoretical limit to performance of both ther-
mal and quantum detectors for 8 to 12-micrometer infrared
detection.
• Identify candidate detector materials and determine material
parameters.
• Determine the present status of both quantum and thermal
detectors, isolate the parameters limiting performance, and
assess the feasibility of achieving performance at the theo-
retical limit.
Details of this study have been presented in the final report for the
NASA/JSC Phase I Program. 1
 The fundamental conclusion reached in the analysis
of signal and noise in quantum detectors was that the ultimate limit to detec-
tivity in a quantum detector depended oily on the wavelength, temperature, and
material index of refraction n. This ultimate limit could be met only if radi-
ative, rather than Auger, recombination was the dominant recombination process.
Thus, in evaluating semiconductor material classes for fundamental potential to
achieve the theoretical limit to D* , the tollowing criteria should be used:
•	 Auger recombination should be weak or negligible relative to
radiative ,,ecombination.
•	 If above requirement is satisfied, then the material should
have the lowest possible index of refraction.
The best suited material based on these criteria is Hgo ,
 8Cd o, 2Te.
For Hgo . yCdo, 2Te Auger recombination is dominant in nondegenerate n-type
and lightly doped p-type. In heavily doped p-type radiative recombination is
dominant up to 190 K. Thus, p-type (Hq,Cd)Te appears to he the best candidate
on a theoretical limit to D *
 for elevated temperature operation.
It was also determined that the best device design for (Hq,Cd)Te for
elevated temperature operation is n +
 on p.	 The factors limiting the RoA
product are the p-side lifetime T 	 and Le (minority carrier diffusion
2
lenqth) for a given base carrier concentration. Further improvement in RoA
could be realized by using the "electrically reflecting backside contact" which
could be achieved by fabricating n + -p-p+
 structures.
The n+ -p-p+
 configuration consists of a thin (less than 0.5 0)
ion implanted n+
-region on a p-layer which has a thickness on the order of or
less than a minority-carrier diffusion length. On the opposite side of this
p-layer is a thin ion implanter: p+-region which forms a p+-p "high-low"
,junction.	 Nearly all absorption of the incident infrared radiation occurs
within the p-layer. For wavelengths appreciably less than the cutoff wave-
length, the absorption coefficient is above 1000 cm- 1 . Hence, the p-region
in n+
-p structure need not be thicker than roughly 10 micrometers to absorb
most of the radiation, as any additional thickness of the base region would
contribute to noise current. So to maximize the S/N ratio for a detector, the
p-reqion should be as thin as possible while still thick enough to absorb most
of the radiation. Of course, if it is then thinner than a diffusion length,
which it usually will be, the back contact is within "range" of the Junction as
a possible source of carriers to be extracted by the ,junction.
++
A p -p (or n+
-n) contact can be thought of as an electrical
reflector of minority carriers. This is because there is a potential barrier
I
to the flow of minority carriers at such a contact, and minority carriers
hitting the barrier are "reflected". In contrast, a purely metallic contact,
at which the quasi-fermi levels in the semiconductor come together, acts as a
sink for minority carriers.
1.3	 GOAL AND OBJECTIVE OF THIS PROGRAM
F,
	
	
The objective of this phase of the program was to refine the basic
technology developed in Phase II and III of this program for application in
fabricatinq n+ -p-p+
 ,junction photodiodes.
	 Since the operating temperature
rangNs between 100-145 K, and the photodiodes are diffusion current limited at
these temperatures, the bulk of the task was to dev_lop techniques needed for
	 j
fabricating a p-p +
 ,junction, or any other approach which is capable of pro-
ducing low surface recombination velocities at the back surface.
3
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SECTION 2
{ THEORETICAL CONSIDERATIONS FOR P-SIDE BACKSIDE
REFLECTING CONTACT
1=
2.1
	 PHOTODIODE PERFORMANCE CHARACTERIZATION
The ptirformance of a detector is usually characterized by its detec-
tivity	 Dt a,	 which	 is	 the	 signal	 to	 noise	 ratio	 normalized	 to unit	 area and
unit incidentower.	 It can be expressed bp	 P	 Y
*	
R 
iEQ
where R i
 is the current responsivity, A = ADpT is the optical area, and
iEQ is the equivalent noise current density. The responsivity is determined
by the quantum efficiency n and wavelength a, and is given by
R i
 = ^
	 (2)
where h,c, and q have their standard values.
The noise sources contributing to the equivalent noise current den-
sity are Johnson noise due to the Junction resistance Ro, background induced
noise current, and 1/f noise if, and the noise associated with the buffer
amplifier. These give
iEQ = 2ng2%A + RkT+ 	
it/f + in (amp) 	(3)o
where 48is the background flux and k is Boltzmann's constant.
4
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2.2	 PHOTODIODE DIFFUSION AND G-R CURRENTS
Currents resulting from several mechanisms may limit n + on p photo
diode performance for any given temperature and cutoff wavelength. Althoug
the forward and reverse currents cancel far the mechanism at :ero bias, the
associated noise does not. 2 At higher ten;'peratures performance may be limited
either by diffusion of thermally generated current, bulk space charge region
G-R current, or surface G-R current. This section demonstrates how to
distinguish the three currents using their characteristic temperature and
voltage dependences.
At higher temperatures the dominant current arises from diffusion of
thermally generated electrons from the p-side of the junction and thermally
generated holes from the n-side to the junction. This so-called diffusion
current is proportional to the number of minority carriers on each side of the
,junction. Since the volume from which diffusion current may arise is much
larger on the p-side than on the n-side and the number of minority carriers is
much larger, the diffusion currents for n* on p photodiodes are almost all from
the p-side.	 The diffusion current Ip and zero bias impedance Ro can be
expressed in the planar approximation as:3
I 
SAT (egV/kT-1)
	
(4)
n 2	 kTu
I	 = A	 ^	
e	
(5)
SAT	 J N	 L
A	 e
12 0 (di ff) = qi	 (6)
SAT
where Ai = ,junction area
n.	 = intrinsic carrier concentration
NA - acceptor concentration
L e = minority carrier electron diffusion 	 length
ue = minority carrier electron mobility
1e = minority carrier	 lifetime
5
thermal generation and
region of the junction
both types of minority
is proportional to the
current and associated
A second current mechanism results from
recr ►mhination (G-R) of electron-hole pairs in the
between the n and p sides which i ,: depleted of
edrriers.	 This so-callers space charge G-R current
intrinsic carrier concentration n i .	 This G-R
limitation to Ro are given by:"
I	 - 1	
2 Binh (qV/2kT) f(b)
	
(7)
GR	 OGR
1 - V/Vbi
	Ro(G-R) = g1 kT 
E(b)	
(8)
OGR
where
b	 e- 	cosh i:	 (9)t
f(b)	
I•	 u
	
^ d	
(lO)
o 1+2bu+uz
Also
n W A
I	 _ i o J	 kT	
(11)
OGR	 T	 V
	
o	 bi
or
kTI	 =nSWP
OCR	 i ooJY	
(12)
bi
for depletion layer or surface G-R, respectively. Here Vbi is the depletiur,
built in voltage, W. is the depletion width at zero bias, T O = fTno rpo
is the effective depletion layer lifetime, PJ is the ,junction perimeter, and
So is the surface recombination velocity inside the depletion region where it
intersects the semiconductor surface. Fc; • the most effective G-R center, at
zero bias b = cosh ct = 1 and f(b) - 1.
b
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Fiqure 1. The Effect on RoA for Various Types of Boundaries Within a
Diffusion Length of the Sp ace Charge Re gion as Described by
Equation 3
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The tempt.rature dependence; of both current mechanisms are almost
entirely due to the intrinsic carrier concentration. Since RoA (diff)
a ni -2 and poA (G-R) a ni -1 , performance should be limited by
diffusion currents at higher temperature and at somewhat lower temperatures by
generation-recombination currents.
For thin diodes having p-side thickness and about the same order of
magnitude as Le, Equations (5) and (6) give: 506
	
(thin)	
NAA— L	
13
e	 1+ B tanh (d/Le )
R A
o (	 )	 2	 B + tanh (d/Le)	 ( )qn .	u
I	 e
where B = SpTe/Le for p-side surface recombination velocity Sp.
Notice that	 if	 B C 1 the last term reduces to coth	 (d/Le),	 if	 B 30 1 the last
term reduces to tani;	 (d/Le),	 and	 if	 B =	 1	 the	 last	 term	 is	 unity. The con-
sequences of this	 last	 term are	 illustrated	 in Figure 1 for several values of
R.	 As	 can	 be seen	 in	 the	 figure	 improvements	 in	 RoA	 by	 device thinning
require	 B	 C	 1; if	 R	 is	 greater	 than	 one,	 in	 fact,	 reduction	 in RoA will
result by device thinning.	 If the desired condition of B = 0 is obtained, then
Equation 13 is given by the form usually presented:
N	 L
A	
aR A	 (thin)	 =	
2	
Goth	 (d/L	 ) (14)
o	 qn.	 v	 e
i	 e
which again reduces to the thick diode equation for d >> Le.
'L.3	 BACKSIOE FORMATION APPROACHES
Three approaches of forming the so called p-side reflecting boundary
(R << 1 in Figure 1) have been considered:
•	 surface depletion by anodization (n + -p-p - structure)
•	 surface accumulation by implantation (n + -p-p+ structure)
0	 bandgap increase (n + -p-p haterojunction)
8
r.
2.3.1	 Anodization
j	
Anodization was reported by Beck and Sanborn
7
 to strongly accumulate
st
	
	 the surface of n-type, x = 0.3 and x = 0.4 Hgl-xCdxTe and to invert the
surface of p-type Hgo,7Cdo,3Te as determined from MIS C-V characteristics.
Simi lar
	 results were	 reported from Hgo . 8Cd o, 2Te on Army Contract
DAAG46-74-C-0142. When applied onto the back side the inverted p surface will
j
	
	 result in a space charge region under the surface, similar to that at the p+n
,junction. This space charge region will be depleted of minority carriers and
should act as a boundary for the diffusion. The associated recombination
velocity Sp for the interface should be low because the surface preparation
is a low temperature equilibrium process and because the interface has been
removed somewhat from the surface. The feasibility of obtaining the thin diode
diffusion advantage using this technique of anodization should be determined
before pursuing any of the other approaches.
2.3.2	 Phosphorus Implantation
Use of phosphorus implantation to form the p + -p hi-lo junction and
boron implantation to form the n+p junction has been reported during earlier
phases of this program. Data for Ro at 145 K for linear a •rays of the
n + -p-p+ photodiodes with tapered variation in thickness of the p-region
were reported to fit
RoA = (RoA) , coth (d/Le)
	
(15)
for Le = 25 um and (RoA). chosen for each array to fit the data. The
values of (RoA). are all lower than the best values reported for n+p
photodiodes formed on thick p-regions.
2.3.3	 Graded Bandgap Concept
The graded bandgap transition between a p-type Hgo .
 7Cd o, 3Te LPE
layer and its CdTe substrate was used to form the p-side reflecting boundary by
V
9
Lanir et al. 8
 for the case of boron implanted n+ on p photodiodes. An ERIC
lime scan perpendicular to the junction yielded a minority carrier diffusion
length of 60 un and was interpreted to have a value of 8 for Equation (3) of
about 0.05 at 80 K and 210 K. Similar results would be expected if the bandgap
of bulk material were increased somewhat near the surface. Preliminary low
temperature Cd interdiffusion experiments to increase the bandgap near the
surface for bulk Hgo.8Cdoje are being attempted on another program.
10
SECTION 3
EXPER IAENTAL
3.1	 FABRICATION PROCEDURES FOR DEVICES WITH BACKSIDE REFLECTING CONTACTS
As indicated in the preceding theoretical discussion, if a backside
reflecting contact is incorporated into a device, creating an n+-p-p+
structure, and the bulk p-region is thinned to less than a diffusion length
LP , the diffusion current will be decreased. This will then appear as an
increase in the zero bias impedance (Ro) of the device. This effect is only
applicable in the diffusion limited regime.
The backside treatment chosen for use on this program was the anodic
oxide, for reasons indicated in Section 2. Prior to anodic oxide growth on the
(111)-oriented (Hg,Cd)Te wafer, an etch was performed to determine the A
(metal) and B (Te) faces of the wafer.	 All diodes were formed by boron ion
implantation on the A face. 	 This has been seen to yield devices with lower
leakage characteristics than those formed on the B face.9
After the revealing etch, the B face was polished and etched to
remove any damage from previous processing steps. Following a thorough clean-
ing procedure, the sample was anodized using a constant current source in a 10%
0.1 M KOH in ethylene glycol anodizing solution. The final oxide thickness was
approximately 900 A. In order to protect the oxide from damage during further
processing steps, the oxide was coated with a ZnS layer approximately 3000 A
thick.
In order to investigate the effect of bulk p-region thickness on the
diode Ro, devices of varying thickness were fabricated from each wafer pro-
cessed. This was accomplished by cutting the wafer into four or five pieces,
and epoxying each p1Pce onto a separate Si carrier substrate. The samples were
then polished and etched to different p-region thicknesses. Following the
polishing procedure, the samples were all etched in Br:CH 30H to remove the
11
!I
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polishing damage. The front surfaces were passivated with sputtered ZnS, and
then implanted with boron ions at 100 keV to a level of 1 x 10 1A ions/cm2,
thruugh a photoresist mask. A post implantation damage anneal was carried out
at 150°C for 2 hours. Following this, the top p-side contact of evaporated
gold was applied and an additional insulating layer of ZnS was sputtered.
Contact holes were then etched and indium metallization evaporated for contact
to the n-side and gold wire bonding. A schematic of this process is shown in
Figure 2. An important part of this procedure is that all sections of the
wafer received critical process steps (i.e., ZnS passivation, ion implantation,
post-implantation anneal) together. This helped to ensure no variations from
sample to sample due to process-induced effects. Thus, the result of different
bulk p-region thicknesses could be better identified.
The array configuration for the diodes fabricated on this program is
shown in Figure 3. This configuration allowed many tests to be performed to
evaluate the device properties such as the (19,Cd)Te/ZnS interface properties
and minority carrier diffusion length. To evaluate the (Hg,Cd)Te,ZnS surface
properties, four metal -insulator-semiconductor (MIS) structures were formed on
each array. These allowed C-V measurements to be made which provided inform-
ation on the quality of the interface.
	
The data were then correlated with
device performance (e.g., Ro and reverse leakage current).	 Minority carrier
diffusion length measurements could be accurately made due to the 4 mil spacing
between the diode active regions. This prevented any electrical interaction
between the elements in the event of long minority carrier diffusion lengths.
The results of these measurements, as well as other tests conducted, will be
presented in the next section.
A summary of the wafers used for diode fabrication on this program is
shown in Table 1. These wafers were chosen because of the magnitude of their
base acceptor concentration (NA). Since the diffusion limited performance of
Ito increases approximately in direct proportion to base acceptor concentra-
tion, the likelihood of the onset of tunneling currents also greatly
increases.	 From previous experience, NA = 1-2 x 10 1b cm-3 is a reasonable
compromise.
12
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Table 1. SUMMY OF WAFERS USED FOR DIODE FABRICATION
WAFER Aco(80K)
	
(un) co (145K)
	 (on) NA(cm-)
90579 S27-41(111)-6 11.4 9.4 1.4 x 1016"
90579 S27-47(111)-4 10.7 9.0 1.4 x 1016
90579 S15-55(111)-5 11.8 9.6 1.8 x 1016
30779 S60-85(111)-5 11.0 9.1 1.1	 x 1016
(4 x 1015 CM -3 Cu)
30779 S60-85(111)-11 11.6 9.5 1.3	 x 1016
(4	 x 10 15 cm- 3 Cu)
3.2	 DEVICE CHARACTERIZATION
We will now present the results of measurements carried out on the
devices fabricated on this program. All the devices to be discussed had an
anodic oxide grown on the back surface in the manner indicated in the previous
section, and were thinned to various p-region thicknesses.
Initially, the devices were characterized by measuring the zero bias
impedance (Ro) as a function of temperature.	 As was seen in Section 2.2,
this allows the limiting current mechanisms to be determined. Using the
expressions from Section 2.2, the Ro vs. reciprocal temperature data were
modeled. Results from arrays fabricated on wafer 90579 S75-55(111)-5 are pre-
sented in Figures 4 through 6. The diodes are c l early diffusion limited above
T _ 100K, at which point the g-r contribution begins to cause a deviation from
the diffusion limit.
	
The theoretical diffusion limit is indicated on each
( oraph. The diffusion length of minority electrons ranges from 10 to 20 IM as
determined from the model fit; direct measurements of diffusion length will he
discussed shortly.
15
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By combining Equations 8 and 11, it can be seen that the Ro is sen-
sitive to the effective depletion layer lifetime, To:
V	 T
t ,	 R (G-R)	 a	
bi o	 (16)
o	 gniwo ^f(b)
The values of To obtained from the subject arrays r,+nge from 2 to
5 ns at 80 K. If the currents are due to surface G-R this lifetime could also
( be interpreted as an effective surface recombination velocity in the depletion
region (net to be confused with the surface recombination velocity in the field
region between diodes), by eliminating IOGR from Equations 11 and 12:
So
	
Ai	 (17)
J	 To
where PJ is the junction perimeter. This then could be used as a figure of
merit for the surface quality. The deviation from tie model fit observed at
low temperatures (T < 80 K) is probably due to the onset of a surface leakage
current component or a tunneling current component.
Before the subject of Ro is left, a word should be said about the proce-
dure for measuring Ro at higher temperatures. As the cutoff wavelength
increases, the diffusion limit is reduced, which can lead to problems in inter-
preting the high temperature (T ) 125 K) Ro data. This occurs as the magni-
tude of the Ro becomes comparable to the series resistance. If the series
resistance is not well known, it is nw%esary to find the Ro by other means.
Since at these higher temperatures the diode performance is limited by dif-
fusion current, we can use expressions 4 and 6 to describe the current and
associated Ro. Thus by measuring the saturation current of the diode at high
temperatures from I-V characteristics, the diffusion limited Ro can be calcu-
lated. Figures 4 through 6 demonstrate the agreement obtained between the dif-
fusion limited predicted by theory and the data when this procedure is used.
C	
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In addition to characterizing the temperature dependence of Ro,
detailed current voltage (I-V) measurements were carried out and the data
modeled. Equations 4 and 7 were used to model the data, and results are shown
in Figures 7 and 8 for the arrays whose temperature dependence of Ro are
presented in Figures 4 and 5. An important result of this modeling was the
calculation of a value for the "zero bias G-R current" IOGR (see Zluation
7). Solvinq Equation 12 for So yields:
I OGR Vbi
	 (18)
So - n i kT-1 o
Thus, using I OGR obtained from the I-V modeling, we obtained a surface
recombination velocity in the depletion region, if the G-R currents are surface
related. As can be seen in Figures 7 and 8, the model fits the data between
+50 mV and -60 mV. The slight deviation of the model from the data for V < -40
MV in Figure 7 is due to an additional current component, possibly tunneling.
This fit is obtained by including series resistance (Rs) from 100-175 n in the
forward characteristic. The values of IOGR obtained lead to So values
ranqinq from 1.5 - 3.5 x 10 5
 cm/s. When compared with the So values obtained
from Ro vs 1/T modeling shown in Figure 5 and 6, we find reasonable agree-
ment. These results are summarize + in Table 2.
Table 2. StNMIARY OF $0 FOR TWO ARRAYS FROM WAFER 90579 S75-55(111)-5
USING TWO NOOEIING TtCHNIQUES. T - 80 K
I
Diode N
	
So (Ro Modeling, cm/s)
	
So (I-V Modeiing,cm/s
5C 38 ►a
	
6.3 x 105
	
3.5 x 105
4A #12
	
5.0 x 105
	
1.5 x 105
Using either Ro or I-V analysis techniques to determine So
yielded values of So ranging from 5 x 10 5 to 12.5 x 10 5
 cm/s. This indicates
varying amounts of G-R current. At T - 145 K, where the devices are clearly
diffusion limited, the Ro values are comparable.
	 At T - 80 K, however, the
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Ro values show some deviation from each other. Since the devices are almost
completely G-R limited at this temperature, variations in the G-R current are
influencing the Ro. Now, if the G-R current originated in the bulk, we would
expect similar low temperature results from one device to another, in much the
same manner that the bulk diffusion limited performances were similar. There-
fore, the variations in G-R current are probably from generation-recombination
at the surface in the surface depletion region, and So can indeed be related
to the surface quality. These results are summarized in Table 3 below.
Table 3. St1MMARY OF PERFORMANCE DATA FOR ARRAYS FABRICATED FROM WAFER
90579 S75-55(111)-5
ARRAY
58-3B
5C-3B
5D-4A
co (80 K)	 (um)
9.3
o	 (145 K)
118
 o (80 K)	 (st) o (80 K)
1.25
(cm/s )
x 1061.35 x 10 5
9.3 115 1.07 x 10 5 6.25 x 105
8.7 114 2.05 x 10 5 5.00 x 105
The best value of So seen on devices fabricated on this program was
So - 1.5 x 10 5
 cm/s, and was seen to correlate with the quality of the
device processinq. Samples which had values of So from 1-10 x 10 6
 cm/s were
found to have had problems during processing, such as mechanical damage and
chemical residues on the surface. Reduction in these processing problems has
allowed devices with So < 1 x 10 15
 cm/s to be fabricated more routinely.
The I-V model was also used to calculate the Ro of a diode by sum-
ming in parallel the contributions from the diffusion limited and G-R limited
Ro's, i.e.
Ro (tot) -1 = Ro (cliff) -1
 + Ro (G-R)-1	 (19)
R^
The expressions for Ro (diff) and Ro (f,-R) employed in this analysis are:
kT
R o
 (diff)
	
gTSAT	 (6)
#	 23
and
Ro (G-R) - q 1 kT f(b)	 (8)
The results of calculations carried out in this manner are summarized in Table
4 for the two diodes listed earlier. The values for Is and IOGR were
obtained from the modeling procedure, and are seen to result in excellent
agreement with the measured values.
Table 4. CALCULATED AND MEASURED Ro FOR DEVICES FABRICATED FROM WAFER
90579 S75-55(111)-5. T = 80 K
DIODE 7
5C 38 #4
5D 4A N1
Ro	 (diff) Ro (G-R)	 (n) Ro	 (tot)	 (s2) Ro	 (mess)	 (^^)
i
Z
+293 K
1.05M
522 K
1.97M
188 K
683 K
170 K
725 K
Although these devices will be operated at T = 150 K, where their
performance is limited by bulk diffusion current, surface quality must be main-
tained to ensure reproducible performance. In order to monitor the quality of
the final Hg0.dCdo,2Te/ZnS interface, Metal-Insulator-Semiconductor (MIS)
structures were incorporated onto each diode array, as indicated in Figure 3.
Figures 9 and 10 present capacitance-voltage (C-V) results from two MIS struc-
tures. Immediately evident is what appears to be low -frequency type behavior,
which indicates significant minority carrier generation at the HCT/ZnS inter-
face. However, closer examination of the data suggests that the interface is
departing slightly from the low frequency limit and is behaving in an intermed-
iate frequency manner. The slight increase of the MIS conductance (G) in
inversion (positive gate voltages) as compared to its value in accumulation
(negative gate voltages) shows this departure away from low frequency type
behavior.	 This departure indicates a minority carrier generation rate less
than that observed in the low frequency limit. Also note the position of the
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C-V curve with respect 	 to the zero gate	 voltage. This	 position indicates	 a
f surface potential which is near flathand.	 Previous work carried out at I1oney-
w1 l	 has	 shown	 that
	
optimum device
	
performance
	
is obtained when the	 surface
potential	 produces
	
a	 surface condition	 which	 is near	 flatband or	 slightly
(	 depleted.10	 This	 means	 that these	 devices	 have been	 processed it:	 a manner
t{	
which produces acceptable surface conditions.
As an example of the usefulness of MIS evaluation of surface condi-
tions, Figure 11 presents C-V data for a sample which encountered problems dur-
ing fabrication. During the deposition of the insulating ZnS layer, vacuum
integrity problems developed in the sputtering system. The MIS C-V data
obtained from this sample drastically depart from ideal behavior. The diode
data show resistor like behavior, even at low temperatures, where series resis-
tance is not a problem. In. view of the very non-ideal MIS C-V characteristics,
this resistive behavior is probably due to surface shunting.
Knowledge of the minority carrier diffusion length (Le) is neces-
sary for proper analysis of the data obtained from thin, backside contact
diodes, because
RoA
R A 	
coth (d/L e ),	 (20)
om
where d is the bulk region thickness, RoA is measured for a device with d <
L., and RoA. is measured for a device with d >> L e . To measure the
minority carrier diffusion length, the output of a 500 K blackbody was focused
to a 1 mil spot and positioned on the detector array. As the spot passed over
the diode into the surrounding bulk material, the photoinduced current was
measured. Since the diffusion length is defined as the distance over which the
electron concentration drops to 1/e of its initial value, we can relate the
measured signal to the diffusion length, i.e.,
I a e-x/Le	 (21)
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Thus by measuring the current a few mils away from the junction, a value for
Le was obtained from the relation:
L	
x2	 X1	 (22)
e	 stn I x2 /I x0)
where x1 and x 2 are two positions of the spot outside the junction area, and
I(xi) and I(x2) are the signal currents measured at these points. This method
of measuring the diffusion length establishes a lower limit for Le. If sur-
face recombination effects are substantial a certain percentage of the elec-
trons could recombine at the surface before being collected by the junction.
This would appear as a decrease in current for a given point, and hence as a
decrease in measured Le.
Diffusion length values obtained by this technique are shown in
Figures 12 through 14. The expression for diffusion length is given by:
i	 u T kT
t} 	Le =	 eqe	 (23)
indicating that the diffusion length will vary with 1' 0 ' S, and the tempera-
ture dependences of u°' 5 will also contribute. Recent work carried out at
Honeywell has shown that, in the temperature range 80 < T < 150 K, Le varies
only slightly. 
11 
This is due to the combined effect of the temperature depen-
dences of ue and Te. Therefore, it is not surprising to see the agreement
in Le for the data in Figures 12 and 13 at T = 80 K with Figure 14 at T = 120
K. Even though the devices are not diffusion current limited at T = 80 K, the
photogenerated current produced in the diffusion length measurement is still
collected by diffusion of the electrons. Thus, the data obtained at T = 80 K
will be valid for use in determining the effect of thinning the bulk region of
the diode in conjunction with a back surface treatment.
In order to determine the effect of the back surface preparation pro-
cedure, data at T = 145 K will now be considered. As was shown earlier, at
this temperature the diodes are diffusion limited. In Figure 15 are shown the
Ro (145 K) vs aco (80 K) data for arrays with four different thicknesses,
29
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'	 with each array having different cutoff wavelength. These arrays were all
1	 fabricated simultaneously on the same substrate, and the variation in cutoff
( wavelength was due to substantial compositional gradients. In order to
normalize the data with respect to cutoff wavelength, the reciprocal of nit
at 145 K is plotted vs cutoff wavelength.
Since the devices are diffusion limited, their Ro values will be proportional
to ni -1 . Thus, a comparison betwen the magnitude of Ro can be
conveniently carried out. As can be seer, in Figure 15, the data from all but
one of the arrays follow the ni -2 curve, indicating no deviation from bulk
diffusion limited behavior. Listed in Figure 15 are the thicknesses of the
arrays. The measured diffusion length for array N6 D4 was Le - 15 vm. If we
assume that this is the diffusion length fnr the other arrays, also, we see
that an increase of 20% over the "infinitely thick" diode is the maximum that
can be expected (cf. Equation 20). Had there been some advantages from the
hack surface, array #661 would have exceeded the "thick" diffusion limited by
13%. and array N6A3 would have had a 20% increase. It is conceivable that the
decrease in performance for array #6A3 was due to excess charge generation at
the back surface, and diffusion of these charges to the junction causing a
decrease in the measured Ro.
	 That this is not the full explanation can be
seen by the following analysis. The data for array #6A3 are approximately 6G%
below the diffusion limit suggested by the other arrays.
	 Thus, RoA/RoA.
-0.6 (cf. Equation 20). The ratio of d/Le - 1.2. Using Figure 1 (which
plots (RoA/RoA. ) vs d/Le with surface condition as a parameter), 3
would have to be greater than infinity to describe the data in terms of
deleterious back surface effects. Even an ohmic contact (a - -) would not
describe the deviation observed. Thus. this departure from the bulk diffusion
limit cannot be caused solely by a poor back surface. but is likely due to
large variation in the material properties, i.e. shorter lifet'.:e and electron
diffusion length. These variations in material properties as well as
thicknesses of the p-side being large compared with electron diffusion length
,lid not allow proper assessment of the effect the anodic oxidation of the back
surface has on the device performance.
i
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The compositional uniformity for wafer 90519 S75-55(111)-5 was quite
qood. Therefore, a plot such as that shown in Figure 15 was not necessary for
data comparison. To normalize the measured data of array #50-4A to those of
di-ray
 
#Sh -31
 and WAR, a factor of .62 is used. This accounts for the chdngt!
` in measured cutoff wavelength (through ni"2). Although the plot in Figure
16 seems to indicate an increase in Ro as the d/Le ratio is decreased, the
normal experimental error and lack of smaller d/Le ratios prevented a firm
conclusion regarding the benefi^ of the back surface preparation from being
i
1r eached. The data are listed in Table S.
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Figure 16. Ro vs d/Le for Three Arrays from Wafer 90579 515-55(111)-5
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Table S. SUMMARY OF DEVICE DATA FOR 3 ARRAYS OF DIFFERENT
THICKNESSES FROM WAFER 90579 S75-55(111)-5
DIODE
	 ^co -^80 KI d (m) L p (M) Goth-1; R 	 (145, Norm
SZ
Ro	 theo
S2
513 3B #1 9.3 20 18.1 1.19 138 133
5C 3B 710 9.3 40 22 1.05 115 117.6
5D 4A #12 8.6 53 10* 5.3 112 112
*Le obtained from model fit.
i
i
{
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SECTION 4
SUMMARY AND CONCLUSIONS
The major conclusions arrived at upon completion of the program can
be summarized as follows:
• Variable thickness diodes were fabricated with a back surface
anodic oxide to investigate the effect of this back surface pre-
paration on the diffusion limited zero bias impedance (Ro).
It was expected that this preparation would result in an
increase in the diffusion limited Ro, but no unambiguous
increase in Ro was observed. This was due to the short
minority carrier diffusion lengths in the fabricated diodes. As
seen in Equation 14 and Figure 1, for a significant increase in
Ro to occur, the relation d/Le < 0.5 must be satisfied.
Since this condition was not met, it was not possible to deter-
mine whether or not the anodic oxide preparation was ha^ , ing an
effect on the diodes' performance. This does not rule out
anodic oxidation as a viable back surface preparation for pro-
viding a backside reflecting contact, and further work with
thinner diodes or material having longer minority carrier diffu-
sion lengths is necessary to precisely determine the results of
the treatment.
•	 An I-V modeling technique was refined to thoroughly model the
I-V characteristics of the diodes, and thus gain an
understanding of the origin of the current mechanisms comprising
the junction current. This technique allowed the separation of
the diffusion and G-R contributions to the junction current, and
successfully explained the	 I-V characteristics of these
photodiodes.
	
Using the zero bias G-R current (IOGR) obtained
from the model,	 values	 for the surface	 recombination
r	 31
or
ry
velccity in the depletion region (S O ) were ohtained. This
information was used to monitor surface quality, and henco led
to improvements in the devices performance.
• By implementing better surface damage removal techniques, deple-
tion region surface recombination velocities of So ` 1 x 105
cm/s were obtained, representing an improvement of over an order
of magnitude above previous results. This is an important step
towards fabricating photodiodes with high performance and
greater uniformity.
38
REFERENCES
1. "[Detection of Long Wavelength Infrared at Moderate Temperatures," Final
Technical Report, NASA Johnson Space Center Contract NAS9-14180, Mod. 5S,
April, 1977.
2. A. Van der Ziel, Advances in Electronics and Electron Devices. Vol. 46,
Edited by L. Marton, Academic Press (New York, 1978), p. 313.
3. W. Shockley, Bell System Tecn. J. 28, (1949).
4. C.T. Sah, R.N. Noyce, and W. Shockley, Proce. IRE 45, 1228 (1957).
5. R.W. Dutton and R.J Whittier, IEEE Trans. Elec. Dw. ED-16, 458 (1964)
6. M.B. Reine, A.K. Sood, and T.J. Tredwell, "Photovoltaic Infrared Detec-
tors, "Mercur Cadmium Telluride, Volume 18 of Semiconductors and Semi-
metals, excite y .C. i I lardson and A.C. Beer, Academic Press, New York
1980 .
7. J.D. Beck and G. Sanborn, "(Hg,Cd)Te Trapping and Surface Processing,"
Final Report for Air Force Materials Laboratory Contract F33615-76-C-5070,
AFML-TR-79-4046, Volume I.
8. M. Lamir, S.H. Shin, and A.N.B. Vanderwyck, Appl. Phys. Lett. 34,
50(1919); M. Lanir and S.H. Shin, J. Appl. Phys., to be published.
9. J.F. Shanley and L.C. Perry, "Infrared Heterodyne Photodiode Development
and Characterization," Final Report for Ballistic Missile Defense Advanced
Technology Center Contract DASG60-77-C-0081.
10. Work performed on AMMRC Contract DAAG46-79-C-0037, P00002..
11. D.L. Polla, S.P. Tobin, M.B. Reine, and A.K. Sood, "Experimental
Determination of Minority Carrier Lifetime and Recombination Mechanisms in
p-type Hgl-xCdxTe," to be published in J. App. Phys, 52 (1981).
39
